• Internal Code :
• Subject Code : 1007ICT
• University : Griffith University
• Subject Name : IT Computer Science

## Computer Systems And Networks

Details.

Circuit Details.

Part-A..

Part-B..

Circuit Diagram..

Part-A..

Part-B..

Circuit Analysis.

Truth Table.

References

### Circuit Details

The circuit aims at the design of the digital circuit which will be applicable for car velocity and acceleration maintenance. In this circuit, there are different component and two significant part of operations. The complete circuit is constructed through Logisim (Ichsan & Kurniawan, 2017). Those are discussed below.

#### Circuit Details: Part-A

In this part of the circuit, two inputs are available namely Velocity and Acceleration. Both two has eight states and those are 0-7 meaning V0-7 and A0-7. The circuit will be operable concerning the combination of inputs.

The circuit has the following integrated parts:

1. Input: At the input side, the 3-to-8 Decoders is taken to generate 8 inputs from the 3 inputs of Velocity and Acceleration. The Decoder is designed in this project using basic gates that re NOT and AND gates. After preparing the input for Velocity and Acceleration with eight different states, the logic design is made to satisfy the conditions for the successful accelerations as provided in the requirement (Borodzhieva & Manoilov, 2018).
2. Comparator: The input of the system are combined using the Comapartor circuits which are built through the NAD gate and OR gate. This combinational circuit will show successful or unsuccessful acceleration. As the multi-input Gates are not allowed, so the stacking of the comparators have been designed at the input side to compare the Velocity and Acceleration both.
3. Output: A LED is connected at the output which will be lit when a successful acceleration will occur.

#### Circuit Details: Part-B

This section is specialized for keeping the count of the successful and unsuccessful acceleration made by the circuit input. This part is the extension of the Part-A circuit. As the output of the Part-A contains the LED which is acting as the indicator for the successful acceleration, this part will enrich the strategy by storing the records of the successful and unsuccessful acceleration (Tendeloo & Vangheluwe, 2013). For this objective, the Counter (3-bit) is used. As the Counter (3-bit) has the Delay input and the similar output is observed at the output (Q), so the outcome of the Pary-A circuit is extended to the Counter (3-bit) for keeping the records of the successful acceleration. On the other hand, another Counter (3-bit) is used to keep the record for the unsuccessful accelerations.

The Comparator is by taking the outputs of two Counter (3-bit) and compare for the outcome that is count. When the count of the unsuccessful record will be greater than the successful count, it sent “1” to the counter “0” port and disable it. This the circuit will be deactivated or locked (Borodzhieva & Manoilov, 2018).

### Circuit Diagram

In this section, the circuit diagram is shown for two parts.

#### Circuit Diagram: Part-A

The circuit for part-A is as follows:

Figure 1 Part-A Circuit

#### The circuit for part-B is as follows:

Figure 2 Part-B Circuit

#### The analysis of the circuit can be done using the predefined option in the Logisim. Using the “Analyze Circuit”, the circuit analysis can be done and a segment of analysis of the truth table of the entire circuit is shown below (Ichsan & Kurniawan, 2017):

a          b          c          DEN    D0       d          e          f           Output

0          0          0          0          0          0          0          0          0

0          0          0          0          0          0          0          1          0

0          0          0          0          0          0          1          0          0

0          0          0          0          0          0          1          1          0

0          0          0          0          0          1          0          0          0

After that the circuit statistics is obtained as follows:

Figure 3 Circuit Statistics

### Truth Table

As the circuit contains Velocity and Acceleration as the input and it also contains the output ports, the truth table of the circuit is as follows:

 Truth Table of Velocity Velocity V1 V2 V3 0 0 0 0 1 0 0 1 2 0 1 0 3 0 1 1 4 1 0 0 5 1 0 1 6 1 1 0 7 1 1 1

 Truth Table of Acceleration Acceleration A1 A2 A3 0 0 0 0 1 0 0 1 2 0 1 0 3 0 1 1 4 1 0 0 5 1 0 1 6 1 1 0 7 1 1 1

### References for Computer Systems And Networks

Borodzhieva, A. N. & Manoilov, P. K., 2018. Decoder Synthesis in Teamwork Using Logisim. IEEE XXVII International Scientific Conference Electronics - ET.

Ichsan, M. H. H. & Kurniawan, W., 2017. Design and implementation 8 bit CPU architecture on Logisim for undergraduate learning support. International Conference on Sustainable Information Engineering and Technology (SIET).

Tendeloo, Y. V. & Vangheluwe, H., 2013. Logisim to DEVS Translation. IEEE/ACM 17th International Symposium on Distributed Simulation and Real Time Applications.

Remember, at the center of any academic work, lies clarity and evidence. Should you need further assistance, do look up to our Computer Science Assignment Help

## Get It Done! Today

Not Specific >5000
• 1,212,718Orders

• 4.9/5Rating

• 5,063Experts

### Highlights

• 21 Step Quality Check
• 2000+ Ph.D Experts
• Live Expert Sessions
• Dedicated App
• Earn while you Learn with us
• Confidentiality Agreement
• Money Back Guarantee
• Customer Feedback

### Just Pay for your Assignment

• Turnitin Report

\$10.00

\$9.00Per Page
• Consultation with Expert

\$35.00Per Hour
• Live Session 1-on-1

\$40.00Per 30 min.
• Quality Check

\$25.00
• Total

Free
• Let's Start

+ View More

Get
500 Words Free